Methods for the synthesis of asynchronous circuits from Signal Transition Graphs (STGs) have commonly used the State Graph to solve the two main steps of this process: the state assigment problem and the generation of hazardfree logic. The size of the State Graph can be of order 0(2"), where n is the number of signals of the circuit. A s synthesis tools for asynchronous systems start to mature, the size of the STGs increases and the exponential algorithms that work on the State Graph become obsolete. This paper presents alternative algorithms that work in polynomial time and, therefore, avoid the generation of the SG. With the proposed algorithms, STGs can be synthesized and hazard-free circuits generated in extremely low CPU times. Improvements in 2 or 3 orders of magnitude (from hours to seconds) with respect to existing algorithms are achieved when synthesizing fairly large STGs.
Introduction
Asynchronous circuits have gained interest in the last few years, specially in the area of interface circuits. However they have not been widely used due to the difficulty of design and the lack of synthesis and verification tools. Signal Transition Graphs (STGs) have been proposed as a specification formalism for asynchronous control circuits Most current designs based on STG specifications have been handcrafted and, therefore, their complexity is relatively manageable by designers. Even for some of such descriptions, the synthesis algorithms take a significant CPU time, of the order of several minutes or hours. This results directly from the fact that the number of states derived from an STG rapidly exploits with the number of signals and the degree of parallelism intrinsic to the underlying net. Similarly to what happened with synchronous FSMs, as high-level synthesis tools start becoming mature, asynchronous FSMs will be automatically generated to specify the behavior of interface and data-path controllers [3] and its complexity will be no longer manageable by exponential algorithms.
Therefore, there is a need to devise algorithms whose complexity depends on the size of the description rather than in the number of states. This paper aims at making [I, 131.
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1063-6757D3 $03.00 0 1993 IEEE some key contributions in this direction. The algorithms proposed to verify the Complete State Coding (CSC) problem and to synthesize hazard-free circuits must, first, avoid the enumeration of the states generated by the STG description and then, avoid net traversals that depend on the number of states of the STG. In this way, polynomial algorithms are proposed.
The two-level circuits generated by the proposed polynomial algorithms can be valid implementations of the specifications if the environment behaves as assumed by the STG. Furthermore, this implementation can be transformed into a multi-level logic circuit with more general delay models by using existing techniques [6] .
Previous work
Methods for solving the CSC problem in STGs have been proposed in [7, 14, 15, 161. Vanbekbergen [14] and Ykman [16] have presented algorithms that work directly on the STG, but only in [14] a polynomial-time technique based on the lock graph theory has been proposed. However, this technique is only applicable to marked graphs with single transitions. The other approaches require the construction of the State Graph (SG), which can have a number of states of 0(2"), being n the number of signals.
Algorithms for hazard-free synthesis from STGs have been proposed by Chu [2], Moon et al. [9] , and Lavagno et al. [5] assuming different delay models and modes of operation. The most general delay model (bounded wire delay) has been considered in [6] where hazards are eliminated by solving a linear programming problem.
However, all the proposed approaches require an exhaustive analysis of the states of the system either at the level of State Graph (SG) or next-state tables and, therefore, their corresponding algorithms are exponential.
Definitions
This section presents some basic definitions and notations used along the paper. We have imported other preliminary definitions and results from [ 
Verification
Next we present a novel approach to verify the CSC property for Free-choice STGs. Previously, we propose an exponential method that operates directly on the STG. Then we make it polynomial by using some relaxations.
Definition 1 Given an STG S and a non-input signalt,, we define
is the set of markings in which some t: (t,) is enabled. M i ( M f ) is the set of markings in which the corresponding state code is such that U; = 1 (U; = 0) and no t: transition is enabled. Finding an SMC that covers a place or a transition can be done in polynomial time by using the extension of Hack's algorithm [4] presented in [ll] . Finding an irredundant cover can be done by iterative generation of SMCs that cover places or transitions not covered by previous SMCs.
The following algorithm makes a conservative verification of the CSC property, i.e. if a CSC conflict exists then it is detected by the algorithm. On the other hand, the use of the C cubes instead of the M sets may produce the detection of non-existing conflicts as "potential conflicts". State signals are inserted to disambiguate the CSC conflicts using the approach presented in Once an STG satisfies the CSC property, a hazard-free logic circuit can be derived. In this section a polynomial time algorithm for the synthesis of hazard-free two-level circuits under Multiple Signal Change (MSC) conditions and unbounded gate-delay model (speed independent) is presented. Additionally, a well-behaved environment is assumed [8] (it does not apply inputs too quickly so that the circuit can become stable). This circuit can be a starting point for other synthesis steps oriented to multi-level logic and/or more general delay models [6] .
The proposed approach assumes that the CSC property has been guaranteed by using the CSC solving procedure presented in the previous section. Moreover, it requires the SM-cover used for CSC verification to be well-formed for synthesis. Definition 6 Given an STG S , a n SM-cover C = { S k } is said to be well-formed for synthesis iffor any t , E S N I there is an S, E C such that all transitions of signal t , are covered by S,.
From now on, we will denote by S, an SMC that covers all transitions of signal t , (note that one SMC can cover more than one signal). Tables 1 and 2 show the V sets and their corresponding cubes for the encoded PLA interface circuit depicted in Figure 2 '(m5, m6}< { m l , m2, m7, m8, m9, 1x115) 
Deriving Logic from a State Machine
We will denote by F, and R, the on-set and off-set covers derived for the next-state function of the non-input signal t,. The on-set and the off-set of the next-state function f, can be expressed in terms of the M , sets:
Off-set(f,) = 52: U Instead, we calculate covers by using the cubes C , and Ct for all places and transitions of signal ti of Si. Given Table 3 presents the F and R covers calculated by the synthesis procedure before expanding F against R. The final result of the synthesis is: Cp2. Since CT is a cube, then CT is completely covered by the consenszLs(Cpl, Cp2) and thus no 0-hazards can be produced.
1 + 0 transitions. We will prove this case, without loss of generality, by means of the example shown in Figure 3 . State $2 (with code v2) is the one in which t,-is enabled. t 1 + , t z + , and t 3 + are the set of concurrent transitions T.
The synthesis procedure will include the following cubes to F,: Cpl, Cp2 -Ct,-, and consenszLs(Cpl,Cpz -Ct,-). If we only consider those literals involved in the transitions of the example, the cubes mentioned before have the following literals: C , , = th, Cp2 -Ct,-= t i t 2 + t j t 2 , and consensus(Cpl,CP2 -Ct,-) = ti + th, After eliminating cubes included in other cubes, the resulting cubes will be t i , t i , and ti. This three cubes cover CT -212 and, furthermore, they change monotonically from l to 0 as the corresponding transition fires. Hence, no hazards can be produced. This proof can be easily extended to any number of concurrent transitions. 
Experimental results
The examples used for our experiments have been obtained from [7] . Moreover, we have also included some STGs automatically generated by high-level synthesis tools (gcdalu, g c d i e g a ) . Two conclusions can be derived from the results:
The CPU times obtained by sis grow exponentially with the size of the STG. Exponential algorithms will become obsolete for large STGs.
e The size of the circuit obtained by sis is usually smaller due to the relaxations introduced in our algorithms to maintain their polynomial complexity.
The most significant exception is the mastersead example, where we obtain a two-level cover of 46 literals and sis generates 77 literals. Furthermore, only 2 state signals are inserted with our approach.
The key result is that for moderately large STGs (mastersead, gcdalu, and gcdieg-a) the amount of CPU time spent by the polynomial algorithm is of 2-3 orders of magnitude smaller than that used by exponential algorithms.
Conclusions
Polynomial algorithms for the synthesis of asynchronous circuits from STGs have been presented in this paper.
It seems that polynomial algorithms are the only valid approach to manage fairly large examples with moderate CPU times. The quality of the obtained circuits is comparable to those obtained by exponential techniques. However they are usually larger due to the relaxations introduced in the algorithms to make them polynomial.
Current efforts are directed towards extending the proposed techniques to more general delay models (bounded and unbounded wire delays) and to wider classes of Petri nets. Also, more accurate heuristics to improve the quality of the circuits are explored. 
